Code Generation for Functional Validation of Pipelined Microprocessors
ETW03: 8th IEEE European Test Workshop (Formal Proceedings), The Netherlands, May 25��28, 2003, pp. 113-118
KEYWORDS:
Approximate Methods,
Evolutionary Algorithms,
Genetic Programming,
Micro-Processors,
MicroGP,
Nanometric technologies
ABSTRACT
Functional verification of pipelined microprocessors is a challenging task, as the behavior of a pipeline is determined by a sequence of instructions and by the interaction between their operands. This paper describes an approach to test-program generation based on an evolutionary algorithm. The proposed methodology is able to tackle complex pipelined designs. Human intervention is limited to the enumeration of all assembly instructions, and also internal parameters of the optimizer are auto-adapted. A prototype was built and exploited to generate test programs for the DLX/pII, a simple pipelined microprocessor. Test programs were devised trying to maximize the RT-level statement coverage. Results show the feasibility and effectiveness of the method.
| Related files: |
|---|
| etw03.pdf | Adobe Acrobat portable document |
| etw03.pdf | Adobe Acrobat portable document [SENSIBLE DATA] |
Notez Bien:
Access to sensible data is granted to domain only. Any use without explicit permission of the CAD group is illegal under the current copyright laws.
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[CSSe03] F. Corno, G. Squillero, M. Sonza Reorda, "Code Generation for Functional Validation of Pipelined Microprocessors," ETW03: 8th IEEE European Test Workshop (Formal Proceedings), The Netherlands, May 25��28, 2003, pp. 113-118 |
