Code Generation for Functional Validation of Pipelined Microprocessors
Journal of Electronic Testing: Theory and Applications, Vol 20(3), June 2004, pp. 269-278
KEYWORDS:
ATPG,
Approximate Methods,
Evolutionary Algorithms,
Genetic Programming,
Micro-Processors,
MicroGP,
RT-Level,
Simulation-Based Approaches,
VHDL
ABSTRACT
Functional validation of pipelined microprocessors is a challenging task, as the behavior of a pipeline is determined by a sequence of instructions and by the interaction between their operands. This paper describes an approach to automatic test-program generation based on an evolutionary algorithm. The proposed methodology is able to tackle complex pipelined designs. Human intervention is limited to the formalized listing of the instruction set, and also internal parameters of the test program generator are auto-adapted. A prototype was built and exploited to generate test programs for the DLX/pII, a pipelined microprocessor. For the purpose of these experiments, test programs were devised trying to maximize the RT-level statement coverage. However, the method can be used to generate test programs on different target metrics. Results show the feasibility and effectiveness of the method.
[CSSS04] F. Corno, E. Sanchez, M. Sonza Reorda, G. Squillero, "Code Generation for Functional Validation of Pipelined Microprocessors," Journal of Electronic Testing: Theory and Applications, Vol 20(3), June 2004, pp. 269-278 |
|
