On Reducing the Peak Power Consumption of Test Sequences

Due to the increased speed at which test sequences are applied today, and to the power consumption constraints defined during the design phase, power consumed during test is becoming a critical parameter. In this paper we propose a test pattern generation technique which integrates a power optimization phase. It produces test sequences having a reduced peak power consumption, while preserving the fault coverage attained by a classical ATPG.