Post-Silicon Functional Failing-Test Generation through Evolutionary Computation
ETS2005: IEEE European Test Symposium, 2005
KEYWORDS: Approximate Methods, Evolutionary Algorithms, Genetic Programming, MicroGP, Microprocessors, Post-Silicon Verification, Speed Paths
The incessant progress in manufacturing technology is posing new challenges to microprocessor designers. Several activities that were originally supposed to be part of the pre-silicon design phase are migrating after tape-out, when the first silicon prototypes are available. The paper describes a post-silicon methodology that can be exploited to devise functional failing tests, essential to analyze and debug speed paths during verification, speed-stepping, and other critical activities. The proposed methodology is based on an evolutionary algorithm and exploits a versatile toolkit named µGP. The paper describes how such an high-level methodology may take into account complex hardware characteristics and architectural details of complex devices. The experimental evaluation clearly demonstrates the potential of this line of research.
|ets11oc.pdf||Adobe Acrobat portable document|
Copyright note for papers published by the IEEE Computer Society: Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.
[SSTo11] E. Sanchez, G. Squillero, A. Tonda, "Post-Silicon Functional Failing-Test Generation through Evolutionary Computation," ETS2005: IEEE European Test Symposium, 2005