Testing a Switching Memory in a Telecommunication System
IEEE International Test Conference, Washington (USA), October 1995
ABSTRACT
The paper describes the approach followed for testing a real circuit produced by Italtel. Both on-line and off-line testing are considered, and the performance and area overheads are taken into account to meet the constraints imposed by the circuit customers. BIST is adopted to test some embedded memories, and Boundary Scan is exploited to activate the test and gather the results. Particular care is taken to minimize the additional logic, by using the same circuitry for both on-line and off-line testing.
| Related files: | |
|---|---|
| itc95.pdf | Adobe Acrobat portable document |
| itc95.ps.gz | postscript document, compressed (with gzip) |
Copyright note for papers published by the IEEE Computer Society:
Copyright IEEE. Personal use of this material is permitted. However,
permission to reprint/republish this material for advertising or
promotional purposes or for creating new collective works for resale
or redistribution to servers or lists, or to reuse any copyrighted
component of this work in other works, must be obtained from the IEEE.
[BCPS95] S. Barbagallo, F. Corno, P. Prinetto, M. Sonza Reorda, "Testing a Switching Memory in a Telecommunication System," IEEE International Test Conference, Washington (USA), October 1995