Low Power BIST via Hybrid Cellular Automata
VTS2000: 18th IEEE VLSI Test Symposium, Montreal, Canada, May 2000, pp. 29-34
KEYWORDS: Approximate Methods, BIST, Cellular Automata, Evolutionary Algorithms, Gate-Level, Low Power, Selfish Gene, Simulation-Based Approaches
In the last decade, researchers devoted increasing efforts to reduce the average power consumption in VLSI systems during normal operation mode, while power consumption during test operation mode was usually neglected. However, during test application the circuits are subject to an activity higher than the normal one: the extra power consumption due to test application may thus rise severe hazards to the circuit reliability. Moreover, it can dramatically shorten the battery life when periodic testing of battery-powered systems is considered. In this paper we propose an algorithm to design a Test Pattern Generator for testing of combinational circuits that effectively reduces the power consumption while attaining high Fault Coverage. Experimental results show that our approach saves 30% on the average of the power consumed during test without affecting Fault Coverage and Test Length.
|vts2000b.pdf||Adobe Acrobat portable document|
Copyright note for papers published by the IEEE Computer Society: Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.
[CRSS00] F. Corno, M. Rebaudengo, M. Sonza Reorda, G. Squillero, M. Violante, "Low Power BIST via Hybrid Cellular Automata," VTS2000: 18th IEEE VLSI Test Symposium, Montreal, Canada, May 2000, pp. 29-34