Research Topics

• Test of Digital Circuits
• ATPG Algorithms and Tools
• BIST and Design for Testability
• Testable Synthesis
• High-level System Design: Synthesis, Test, and Verification
• Parallel Algorithms for Electronic CAD
• Field Programmable Gate Array (FPGA)
• Reliable Computer-based Systems
• Genomic Analysis
• Functional Verification
• Gate-Level Approximate Equivalence Checking
• Low Power Test
• Evolvable Hardware
• Algorithms
• Genetic Algorithms in Electronic Design
• Genetic Algorithms for Industrial problems
• Simulated Annealing
• Selfish Gene
• MicroGP
• Binary Decision Diagrams

© Copyright Politecnico di Torino webmaster@www.cad.polito.it (/research/index.html - 23-Apr-2007)